







**Europäisches Patentamt European Patent Office** Office européen des brevets



(1) Publication number:

0 517 369 A2

(12)

### **EUROPEAN PATENT APPLICATION**

21 Application number: 92303982.0

2 Date of filing: 01.05.92

(5) Int. Cl.5: **H01L 21/60**, H01L 25/16. H01S 3/025

Priority: 10.05.91 GB 9110155

Date of publication of application: 09.12.92 Bulletin 92/50

Designated Contracting States: DE FR NL SE

 Applicant: NORTHERN TELECOM LIMITED \_\_World Trade Center of Montreal, 380 St. Antoine Street West, 8th Floor Montreal, Quebec H2Y 3Y4(CA)

Inventor: Parker, James Wilson

35 Magnaville Road Bishop's Stortford, Herts(GB) Inventor: Harrison, Paul Mark 30 Snowdrop Close Springfield, Chelmsford CM1 5XD(GB) Inventor: Peall, Robert George 6 Arkwrights Harlow, Essex CM20 3LT(GB)


Representative: Dupuy, Susan Mary et al **Northern Telecom Europe Limited Patents** and Licensing West Road Harlow Essex CM20 2SH(GB)

Process of manufacturing opto-electronic hybrid modules.

(57) A process for use in manufacturing opto-electronic components in opto-electronic hybrid module form. V-grooves (42) are provided by anisotropic etching techniques in a silicon substrate (41). Electrical ground planes (43) and interconnects (46, 49) are provided on dielectric layers (44, 50) with interconnections between them by way of vias (45, 51).

Solder wettable pads (52) are provided on the outermost dielectric layer (50). Solder bumps (54) for use in a flip-chip bonding technique are provided by a wet forward technique. Components such as a laser array (30) are bonded to the solder bumps in accurate alignment therewith.





This invention relates to opto-electronic components and in particular to processes for use in manufacturing high performance components in opto-electronic hybrid module form, especially silicon opt-hybrid form.

The advantages of optical interconnects in telecommunications systems have been thoroughly demonstrated. However, as the interconnect length reduces to tens of centimetres or less, such as in computer systems and referred to hereinafter, these advantages are harder to realise. One reason for this is that optical components have traditionally been packaged separately from electronic devices, which results in a relatively low density of integration. In order to increase interconnection capabilities, new ways of packaging optical, opt-electronic and electronic components will be required.

One approach is the monolithic integration of opt-electronic components, however the monolithic integration of arrays of laser with electronic multiplexer and logic circuits presents extreme technological difficulties which are unlikely to be overcome for some years.

Another possibility is to make use of hybrid multi-chip modules. Hybrid mounting techniques allow the independent optimisation of the individual optical and electronic components. For example, InP or GaAs lasers can be mixed with silicon integrated circuits and InGaAs or Si photodetectors. In this way complex and densely packed integrated opto-electronic subsystems can be manufactured which make the best use of each technology.

A particular application of opto-hybrid technology in multiprocessor mainframe computers is that of a wideband optical bus. This is an optical implementation of a time division multiplexed bus and is illustrated in Fig. 1. Each of a number of nodes (electronic circuit boards) 1, in this case eight nodes, are interconnected by central star coupler 2 and multi-element optical ribbon fibre cable 3. At each node there are array transmitter (4) and receiver (5) modules. The whole acts as a broadcast network; all the data transmitted at one node is received by all the others. The basic network shown could operate at up to 32Gbit/s and multiple instances would be combined in parallel to achieve the overall throughput required. It will be appreciated that this is only an example. There are many other applications in computers, telecommunications systems and elsewhere.

A number of components are required to build such a network; array transmitter and receiver modules, the passive optical star coupler and optical ribbon fibre cable. Attention is directed to our co-pending GB Application No 8925539.2 (Serial No 2237949) (J W Parker 5) which relates to various aspects of such a network, in particular the coupler and the transmitter and receiver modules and discusses realisations of the latter in silicon opto-hybrid form, which form can achieve the necessary compactness and reliability at a reasonable

The layout of a transmitter module 4, is shown schematically in Fig. 2. Each module comprises a twelve element laser array 6, a twelve element laser driver array 7 and a twelve element MUX array 8 whereby several lower speed inputs can be combined into one data stream. Fifteen parallel low bit rate data inputs are indicated at 9 but in practice the number may be very much higher. Ten of the twelve outputs A (ten of fibres) are data outputs at say 3.2 Gbit/s, whereas one of the other outputs is used to transmit a common clock and the other is for control purposes, such as for transmitting parity information. Electrical interconnects are not shown in Fig. 2, but will for example be at B. The light from the rear facet of the laser array is monitored by an array of backface detectors (not shown in Fig. 2) whose output signals provide a bias to the respective laser driver to ensure that the lasers are kept at threshold. The output from the lasers is coupled into the ribbon fibre 3 either directly or by the use of ball lenses. The receiver module has a similar form of layout to the transmitter and can be fabricated by identical technology.

A basic transmitter module in silicon opto-hybrid form is described in GB Application No 8925539.2 (Serial No 2237949) and is shown in Fig. 3. For simplicity and clarity only one laser, one fibre and the associated driver and multiplex chips are shown. The electrical connections are omitted. The module involves a silicon substrate 20 in which a V-groove is provided. In the case of a (100) silicon substrate anisotropic etching using etching techniques mentioned hereinafter will produce Vshaped wells with the plane side walls formed by the (111) planes. With appropriate masking the groove can be made open at one end for reception of the fibre 19 and closed at the other end as indicated. Also etched in the substrate and aligned with groove 21 is a well 21' with an inclined end wall which provides a reflector, that can be metallised to improve reflectivity as can the well walls adjoining it, whose purpose will be apparent from the following. Mounted in alignment with the groove 21 and well 21' is a laser chip 23. The depth of the groove is such that the core of the fibre 19 is aligned with the output of the laser chip 23. The laser chip 23 has its electrical contacts on its face as have adjacent the substrate, driver/multiplexer chips 24 and 25, which may be of silicon or gallium arsenide. These chips are electrically and thermally contacted to the substrate 20 using bumps of solder on photolithographically defined pads. This is by the so-called self-aligned solder bump technology in which surface tension

55

20

25

30

35

.

pulls the chips into alignment to an accuracy of the order of 0.5 µm. The photolithographically defined pads form part of the electrical connections referred to above which may involve one of the socalled HDI (high density electrical interconnect) technologies, for example interconnects using multiple level of polyimide and a metal. A monitor photodiode chip 26 is mounted to monitor the output from the back face of the laser chip 23. This chip 26 too has its electrical contacts on its face adjacent the substrate and also its active area which performs detection. The side walls and end inclined wall of the well 21' serve to reflect light output from the back face of the laser chip to the active area. The receiver module is similar to the transmitter module. In that case the laser chip is omitted and the V-groove extends part way under the photodetector chip, corresponding to the monitor photodiode. The chips 24 and 25 would in this case comprise demultiplexer and other functions required at the receiver module.

One of the aims of the present invention is to provide a practical process for producing the modules referred to above.

According to one aspect of the present invention there is provided a process for providing solder bumps for use in a flip-chip bonding technique, comprising the steps of providing a solder-wettable pad at a non-wettable substrate, defining a solder element on the pad and within the pad's circumferential edge, heating the arrangement whereby to melt the solder for reflow thereof, the molten solder being such as to flow to the edge of the wettable pad and cover the entirety thereof, and cooling the arrangement thereby forming a said bump.

According to another aspect of the present invention there is provided a process for manufacturing opto-electronic hybrid modules and including the steps of forming V grooves in one surface portion of a silicon substrate for reception of optical fibres or for other features, depositing an electrically conducting ground plane over the substrate including the grooves, depositing a first dielectric layer on the ground plane, forming vias in the first dielectric layer, defining an electrical interconnect pattern on the first dielectric layer which is in contact with the ground plane via the vias, depositing a second dielectric layer on the first dielectric layer and interconnect pattern, forming vias in the second dielectric layer whereby to expose the interconnects and the ground plane, depositing solder-wettable material in the vias in the second dielectric layer whereby at least to provide solderwettable pads at positions where solder bumps for use in flip-chip bonding of opto-electronic components are to be formed, defining solder elements on said pads, reflowing the solder elements whereby to form solder bumps thereat, disposing said

opto-electronic components having corresponding solder-wettable pads on said solder bumps, heating the arrangement to melt the solder, surface tension forces causing accurate alignment of the opto-electronic components and the processed substrate.

According to another aspect of the present invention there is provided a process for providing a laser array with solder-wettable pads in a step which simultaneously isolates the lasers of the array from one another, including the steps of providing an Au/Pt/Ti layer on an oxide layer on the array, defining a mask to delimit Au/Pt/Ti solder-wettable pads, removing the Au/Pt layer except at said pads by ion beam milling, adding SiF $_{\rm 6}$  to remove the corresponding Ti, and using the resultant mask for reactive ion etching of the underlying oxide, underlying quaternary material being subsequently wet etched.

Embodiments of the invention will now be described with reference to the accompanying drawings, in which

Fig. 1 illustrates a 32 Gbit/s optical bus based on passive star couplers;

Fig. 2 illustrates a basic array transmitter module:

Fig. 3 illustrates a basic single fibre transmitter module;

Fig. 4 illustrates in cross-section a transmitter module manufactured by a process according to the present invention:

Fig. 5 illustrates schematically a plan view of a transmitter module manufactured by a process according to the present invention;

Fig. 6a and 6b show in plan view and section, respectively a backface photodetector array which is mounted at the position indicated by the dotted box in Fig 5; and

Figs. 7a and 7b illustrate the wet-back and wetforward processes respectively.

The transmitter module illustrated in Figs. 4 to 6 is a silicon opto-hybrid module. Silicon possesses a unique combination of properties as a substrate material for opto-hybrid modules. It has excellent mechanical stability and thermal conductivity. Its thermal expansion coefficient matches that of silicon integrated circuits mounted on it and corresponds more closely to that of GaAs and InP than the ceramic, copper or diamond headers conventionally used. This results in a reduction in the stress induced during bonding and is particularly important for laser arrays which can fail to operate if the laser stripe is subject to significant stress.

The illustrated module of Figs. 4 to 6 has only four optical fibres, lasers, drivers etc. for the sake of simplicity, but the processing to be described hereinafter is not to be considered as so limited. Furthermore single laser drivers are shown in Figs. 5 and 6 whereas the lasers and backface detectors

15

are provided in the form of arrays 30 and 36. The laser driver integrated circuits 32 have associated passive components such as capacitor 33 and resister 34. Only some of the interconnection tracks, namely those 35 to the laser drivers, are indicated in Fig. 5. The backface detectors comprise a PIN photodetector array 36 mounted on an etched silicon submount 37, the angled surface 38 reflecting light to the active areas such as 39 of the array. The submount has respective conductive tracks 40 whereby the detectors can be connected to the respective laser drivers. The submount is mounted in place at the position indicated by the dotted box 31 in Fig. 5 so that light from the backface of the laser array is incident thereon.

The processing steps to achieve the module construction whose cross-section is illustrated in Fig 4 will now be described. The starting material is a standard silicon substrate 41. V grooves 42, which are to locate the fibres, are provided at the required location on the substrate 41 by the wellestablished anisotropic etching technique. For example, a 1000Å layer of Si<sub>3</sub>N<sub>4</sub> is deposited on the surface of the substrate 41. The nitride layer is then patterned by using reactive ion etching (RIE) in Freon 14/8% oxygen using a photoresist layer as a mask. As a result the nitride is removed in selected areas where the V grooves are to be provided. The photoresist is removed and the V grooves etched in the silicon using a suitable etchant such as KOH diluted in IPA and water, etching being carried out at 80°C. A suitable solution comprises 6 litres of deionised water, 2 litres of IPA and 1.5 kg of KOH. This attacks the (100) surfaces preferentially producing the V-grooves 42 with side walls in the (111) plane. The widths and depths of the V-grooves 42 formed in this way can be controlled to less than a micron. Since the etch mask is defined photolithographically, the grooves can be positioned to submicron accuracies with respect to other features, for example the bond pads of opdescribed to be components toelectronic hereinafter.

Following etching of the V-grooves 42, the remaining nitride film is removed such as by using the same reactive ion etcher referred to above for patterning it. A CrAu ground plane 43 is then deposited on the substrate surface containing the grooves by evaporation of 300Å Cr and 0.5µm Au. This is then patterned photolithographically and wet etched using Kl/l in order to remove it from areas where a ground plane is not required, such as under the laser array. The CrAu is left in the V-grooves 42 as a protection layer for reasons which will be apparent in the following description. Following removal of the ground plane resist, a 2 micron layer of silicon dioxide dielectric 44 is deposited such as by PE CVD. This is then patterned

photolithographically and etched to give via holes 45 down to the ground plane 43 where required. Vias with sloping sidewalls can be achieved by RIE using an erodable resist mask together with gases such as Freon 23 and oxygen . That resist is then removed and the wafer patterned for interconnects using a resist/lift off pattern. The interconnects 46 and 49 are of deposited layers on one another of Cr, Cu and Au, being 300 Å, 0.5 micron and 2000Å thick respectively, for example. The interconnects 46 extend between the integrated circuits (drivers) such as 47 and a respective laser of the array 30, see also Fig. 5, and also form contact layers 49 through the via holes 45 down to the ground plane 43. The associated resist is then removed and a second layer 50 of silicon dioxide deposited on the wafer surface and patterned in a similar manner to the first but using an appropriate mask, in order to open up via holes 51 through to the CrAu ground plane 43 and through to the CrCuAu interconnects.

Using appropriate lift-off photolithographic patterning successive layers of Ti, Pt and Au are deposited to form wettable pads 52 for the laser array in the via holes corresponding thereto and in any other vias in order to make interconnects for any passive components such as 53 and the integrated circuit such as 47. The resist is then removed and a AuSn solder deposited over the whole surface. An 80 % Au 20 % Sn composition is currently preferred (melting point 280°C) and this can be applied using a multilayer deposition process, alternate layers of Au and Sn, to give the required 80/20 composition. This AuSn solder layer is patterned photolithographically and wet etched using 2: 1 HNO3: HCl. The AuSn solder is only required in the vicinity of the wettable pads i.e. at 54 and is to be employed in bonding the laser array in place by a solder bump technology.

Conventional solder bump technology involves a wet back technique, see Fig. 7a, with a wettable pad 55 on a non-wettable substrate. A solder layer element 56 (dotted lines) is defined which extends beyond the edges of the wettable pad 55. This element is reflowed to make a solder bump 57 which only extends over the wettable area i.e. wettable pad 55. This is know as a wetback process since the solder flows "back" to the edges of the pad during reflow because the substrate is non-wettable.

We, however, propose the use of a wetforward technique for providing solder bumps for use in flip-chip bonding. The AuSn solder layer is patterned so that the solder layer element 58 Fig. 7b as defined photolithographically is smaller than the wettable pad 54 on which it is disposed. When this element 58 is reflowed to make a bump 59 it spread out over the entire wettable pad i.e. it flows forward (wetforward). The use of 2 HNO<sub>3</sub>/HCl to

45

etch the AuSn results in an oxide border around the solder element. This oxide must be removed as it will restrict the reflow of the solder and hence the self-aligning process. This oxide removal can be achieved by etching the wafer for 20 minutes with an etchant comprised of 60g KOH in 100ml water. The silicon V-grooves are protected from this etchant by the Cr Au, which was specifically not removed therefrom during the ground plane definition process. This etchant cleans up the exposed surface of the solder elements so that a fluxless reflow of the solder elements to produce the required solder bumps can be employed. Such reflow is carried out in an inert atmosphere for example of hydrogen or nitrogen. The thickness of the deposited AuSn must clearly be sufficient to achieve wetforward and a sufficient bond in the completed module.

A laser array 30 is subsequently bonded to the solder bumps. The array is provided with corresponding metallisation i.e. wettable pads of TiPtAu and when the array is positioned with the metallisation aligned with the solder bumps and the assembly raised to the melting point of the AuSn solder the solder wets the wettable pads of the laser array and surface tension forces pull the two components into a very accurate final alignment. The passive components are bonded in position using either solder or a conductive epoxy whereas the drive integrated circuit is mounted using epoxy. Wire bond interconnections such as those indicated at 60 can be made to complete the necessary interconnections. The PIN photodetectors array 36 is mounted to the silicon submount 37 using the same wetforward technique with AuSn solder and TiPtAu wettable pads. The silicon submount 37 is mounted in the required position at 31 relative to the back face of the laser array.

The laser arrays are manufactured by a process which is such that the individual laser isolation and the wettable pads are formed by a single self-aligned photolithographic stage. An Au/Pt/Ti layer is provided. The photoresist mask is defined and then the AuPt layer on the array is removed using Xenon ion beam milling. In the last stages of this etch  $SiF_{\delta}$  is added to remove the underlying Ti. Using this as a mask the underlying oxide is removed by RIE in Freon 23 and oxygen and finally the quaternary layer is removed by wet etching in 3 phosphoric acid: 1 HCl. Any resist is then removed.

The use of a wet forward process as described above is advantageous since there is no possibility of droplets and debris being left outside of the wettable pad area as in the case of the wetback process, which droplets/debris could cause erroneous operation or failure of the module. With the wet-forward process the solder moves as a wave to

the edge of the wettable pad, engulfing anything in its path, although there should not be any such material there if the processing is carried out correctly. Wetforward processing results in a very well defined solder bump with sharp edge around the wettable pad, as the solder runs right out to the edge. With a pulling back process the effect may not be symmetrical all round the pad. The wetback process means that "thin" solder layers are put down whilst a thick solder bumps results after reflow. With a wetforward process the resultant solder bump will actually be less high than the deposited solder layer. In the present case the deposited layer is required only to be approximately 5 µm for wetforward and such thicknesses can readily be achieved. Conventional wetback techniques with SnPb solder generally form 10-20µm high bumps.

### 20 Claims

25

30

35

40

45

- 1. A process for providing solder bumps (59) for use in a flip-chip bonding technique, characterised by the steps of providing a solder-wettable pad (54) at a non-wettable substrate, defining a solder element (58) on the pad (54) and within the pad's circumferential edge, heating the arrangement whereby to melt the solder for reflow thereof, the molten solder being such as to flow to the edge of the wettable pad and cover the entirety thereof, and cooling the arrangement thereby forming a said bump (59).
- A process as claimed in claim 1 wherein the solder is 80 % Au/20 % Sn.
  - A process as claimed in claim 1 or claim 2 wherein the solder-wettable pad is comprised of Ti, Pt and Au.
  - A process as claimed in claim 3 wherein the solder-wettable pad comprises successive deposited layers of Ti, Pt and Au.
  - 5. A process as claimed in claim 3 as appendent to claim 2 wherein the AuSn solder element (58) is defined photolithographically on the pad (54) and the etchant used to removed the unwanted AuSn results in an oxide layer around the circumferential border of the element, and including the step of removing the oxide layer, which oxide removal step permits a fluxless reflow of the solder element to be carried out.
- A process as claimed in claim 5, wherein the reflow is carried out in an inert atmosphere.

10

15

20




- A process as claimed in claim 5 wherein the AuSn is etched with a mixture of HNO<sub>3</sub> and HCI.
- A process for manufacturing opto-electronic hybrid modules and including the provision of solder bumps by a process according to any one of the previous claims.
- A process for manufacturing opto-electronic hybrid modules characterised by the steps of forming V grooves (42) in one surface portion of a silicon substrate (41) for reception of optical fibres or for other features, depositing an electrically conducting ground plane (43) over the substrate including the grooves, depositing a first dielectric layer (44) on the ground plane, forming vias (45) in the first dielectric layer, defining an electrical interconnect pattern (46, 49) on the first dielectric layer which is in contact with the ground plane via the vias, depositing a second dielectric layer (50) on the first dielectric layer and interconnect pattern, forming vias (51) in the second dielectric layer whereby to expose the interconnects and the ground plane, depositing solder-wettable material in the vias in the second dielectric layer whereby at least to provide solder-wettable pads (52) at positions where solder bumps (54) for use in flip-chip bonding of a opto-electronic components are to be formed, defining solder elements on said pads, reflowing the solder elements whereby to form solder bumps thereat, disposing said opto-electronic components (30) having corresponding solder-wettable pads on said solder bumps, heating the arrangement to melt the solder, surface tension forces causing accurate alignment of the optoelectronic components and the processed substrate.
- 10. A process as claimed in claim 9 further including the steps of mounting laser driver integrated circuits (47), a backface photodetector array (36) and passive components (53) to the processed substrate.
- 11. A process as claimed in claim 9 or claim 10 wherein the laser array is provided with its solder-wettable pads in a step which simultaneously isolates the lasers of the array from one another.
- 12. A process as claimed in any one of claims 9 to 11 wherein the solder elements are reflowed in a wet-forward manner.
- 13. A process as claimed in any one of claims 9 to

12 wherein the ground plane is of CrAu, and wherein the solder-wettable material consists of Ti. Pt and Au.

14. A process for providing a laser array with solder-wettable pads in a step which simultaneously isolates the lasers of the array from one another, including the steps of providing an Au/Pt/Ti layer on an oxide layer on the array, defining a mask to delimit Au/Pt/Ti solder-wettable pads, removing the Au/Pt layer except at said pads by ion beam milling, adding SiF<sub>6</sub> to remove the corresponding Ti, and using the resultant mask for reactive ion etching of the underlying oxide, underlying quaternary material being subsequently wet etched.

40

45






Fig.3.









Fig.4.
















Europäisches Patentamt
European Patent Office
Office européen des brevets



11 Publication number:

0 517 369 A3

(12)

## **EUROPEAN PATENT APPLICATION**

21 Application number: 92303982.0

② Date of filing: 01.05.92

(5) Int. CI.5: **H01L 21/60**, H01L 25/16, H01S 3/025

Priority: 10.05.91 GB 9110155

Date of publication of application: 09.12.92 Bulletin 92/50

Designated Contracting States:
 DE FR NL SE

Date of deferred publication of the search report: 24.02.93 Bulletin 93/08

Applicant: NORTHERN TELECOM LIMITED World Trade Center of Montreal, 380 St. Antoine Street West, 8th Floor Montreal, Quebec H2Y 3Y4(CA) Inventor: Parker, James Wilson

35 Magnaville Road

Bishop's Stortford, Herts(GB)

Inventor: Harrison, Paul Mark

30 Snowdrop Close

Springfield, Chelmsford CM1 5XD(GB)

Inventor: Peall, Robert George

6 Arkwrights

Harlow, Essex CM20 3LT(GB)


Representative: Dupuy, Susan Mary et al Northern Telecom Europe Limited Patents and Licensing West Road Harlow Essex CM20 2SH (GB)

Process of manufacturing opto-electronic hybrid modules.

(57) A process for use in manufacturing opto-electronic components in opto-electronic hybrid module form. V-grooves (42) are provided by anisotropic etching techniques in a silicon substrate (41). Electrical ground planes (43) and interconnects (46, 49) are provided on dielectric layers (44, 50) with interconnections between them by way of vias (45, 51).

Solder wettable pads (52) are provided on the outermost dielectric layer (50). Solder bumps (54) for use in a flip-chip bonding technique are provided by a wet forward technique. Components such as a laser array (30) are bonded to the solder bumps in accurate alignment therewith.

Fig.4.





# **EUROPEAN SEARCH REPORT**

Application Number

EP 92 30 3982 Page 1

DOCUMENTS CONSIDERED TO BE RELEVANT  Citation of document with indication, where appropriate,				CLASSIFICATION OF THE	
ategory	of relevant pass	rges	to claim	APPLICATION (Int. Cl.5)	
A	US-A-4 875 617 (CITO) * claims *	vski) 	1,2,3,8	H01L21/60   H01L25/16   H01S3/025	
<b>A</b>	PATENT ABSTRACTS OF JAPAN vol. 9, no. 284 (E-357)12 November 1985 & JP-A-60 124 947 ( NIPPON DENSHIN DENWA KOSHA ) 4 July 1985 * abstract *		1	i.	
A	PATENT ABSTRACTS OF vol. 13, no. 240 (E- & JP-A-01 044 049 (February 1989 * abstract *	767)6 June 1989	1,2		
<b>A</b>	PATENT ABSTRACTS OF vol. 13, no. 240 (E- & JP-A-01 007 638 ( ) 11 January 1989 * abstract *	JAPAN 767)27 April 1989 OKI ELCTRIC IND CO L	TD 1		
A	FR-A-2 247 820 (IBM * claims *	CORP)	1,6	TECHNICAL FIELDS SEARCHED (Int. Cl.5)	
A	WO-A-9 007 792 (MOTO	DROLA INC)	1	HO1L HO4B	
<b>A</b>	US pages 521 - 527	AND MANUFACTURING tember 1990, NEW YORK ARRAY MODULES BY NEW P BONDING METHOD'	9		
	The present search report has b	ose drawn up for all claims			
	Place of search THE HAGUE	Date of completion of the source O3 DECEMBER 1993		LINA F.	

# RPO FORM 1503 03.82

- X: particularly relevant if taken alone
  Y: particularly relevant if combined with another document of the same category
  A: technological background
  O: non-written disclosure
  P: intermediate document

- T: theory or principle underlying the invention
  E: earlier patent document, but published on, or
  after the filling date
  D: document cited in the application
  L: document cited for other reasons

- & : member of the same patent family, corresponding document



Cr	AIMS INCURRING FEES
	•
The presen	nt European patent application comprised at the time of filing more than tenciaims.
	·
	All claims lees have been paid within the prescribed time limit. The present European search report has been drawn up for all claims.
	Only part of the claims fees have been paid within the prescribed time limit. The present European search
_	report has been drawn up for the first ten cisims and for those claims for which claims fees have been paid.
	namely claims:
	No claims fees have been paid within the prescribed time limit. The present European search report has been drawn up for the first ten claims.
X LA	CK OF UNITY OF INVENTION
	Of Office of the Description of the Description of the Present European patent application does not comply with the requirement of unity of
	nd relates to several inventions or groups of inventions,
namety:	
	See Sheet B.
	-
	All further search fees have been paid within the fixed time limit. The present European search report has been drawn up for all claims.
[3]	. Only part of the further search less have been paid within the fixed time limit. The present European search
ت	report has been drawn up for those parts of the European patent application which relate to the inventions in
	respect of which search fees have been paid,
	namely claims: 1-13
	None of the further search feet has been paid within the fixed time first. The present European search report
	has been drawn up for those parts of the European patent application which relate to the invention first mentioned in the claims,
	namery claims:



### **EUROPEAN SEARCH REPORT**

Application Number

EP 92 30 3982 Page 2

<del></del>	Citation of document with inc	DERED TO BE RELEVAN	Relevant	CLASSIFICATION OF THE
Category	Citation of document with int of relevant pass	ages	to claim	APPLICATION (Int. Cl.5)
A	PATENT ABSTRACTS OF	JAPAN	9	
``	vol. 12, no. 164 (M-	698)18 May 1988		
•	& JP-A-62 280 056 (	HITÁCHI LŤD ) 4		]
	December 1987	•		·
	* abstract *			
			1	
A	PATENT ABSTRACTS OF	JAPAN	9	
	vol. 7. no. 18 (P-17	(D)25 January 1983	į	
	& JP-A-57 172 308 (	TATEISHI DENKI KK ) 23		
	October 1982			i
	* abstract *		ļ	
			1	1
				i
				ļ
				1
				TOO DUCAL EVEL DE
				TECHNICAL FIELDS SEARCHED (Int. Cl.5 )
			1	
			ł	
			}	
	l.			1
ĺ				ĺ
			ļ	
		•		
	1		Ì	İ
			1	
	·		j	
	1		4	
	-The precent cearch report has b	con drawn up for all claims—		
	Place of search	Date of completion of the search		Executar
	THE HAGUE	03 DECEMBER 1992		LINA F.
L	CATEGORY OF CITED DOCUME	NTS T: theory or princi	ple underlying t	he invention
		ocument, but pu	nessed on, or	
	antiquiants relations if talens alone	ofter the filling	date	
X : pc Y : pc	articularly relevant if taken alone articularly relevant if combined with an	after the filing other D : document cited	in the applicati	OB.
Y:p	articularly relevant if taken alone articularly relevant if combined with an ocument of the same category schnological background	other D : document cited L : document cited	in the applicati for other reason	CD 15



EP 92 30 3982 -B-

### LACK OF UNITY OF INVENTION

The Search Division considers that the present European patent application does not comply with the requirement of unity of invention and relates to several inventions or groups of inventions, namely:

- Claims 1-8: A process for providing solder bumps for use ui a flip-chip bonding technique.
- 2. Claims 9-13: A process for manufacturing opto-electronic hybrid modules.
- Claim 14: A process for providing a laser array with solderwettable pads.

DOCKET NO: 689781903

SEL

Hansjörg Reicherfetal.

LI IID GREENBERG, P.A.

D. BOX 2480

HC ID, FLORIDA 63022

TLL. (954) 925-1100